-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueBreaking High-speed Material Constraints
Do you need specialty materials for your high-speed designs? Maybe not. Improvements in resins mean designers of high-speed boards can sometimes use traditional laminate systems. Learn more in this issue.
Level Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Reduce Board Skyline With Solid Cavity Design
July 20, 2023 | Kris Moyer, IPCEstimated reading time: 2 minutes
With the increasing shrinkage of modern electronics in both board size and product volume, it’s becoming more difficult to mount components to the PCB surface and still meet volumetric requirements. To avoid chip-on-board (COB) processing, board cavities can help mitigate the Z-axis skyline volumetric issues and allow for components that would otherwise not fit within the skyline to be used.
As the name implies, a cavity is the removal of some of the board material to expose traces and contact pads on inner layers of the PCB. This is done to allow attachment of the component to these exposed pads rather than pads on the surface of the PCB (Figure 1). To form cavities, several special processes need to be considered. Among these are inner layer plating, particularly the effects of plating and surface finish on inner layer impedance for signal integrity; sequential lamination; surface finish on exposed inner layer pads; and the use of controlled depth milling to form the cavity, just to name a few.
Figure 1: A typical cavity as it appears in an ECAD software tool.
One of the first items of concern is the effect of plating and surface finish on impedance of the inner layers. When cavities are formed without sequential lamination, the plating and surface finish needed to support the soldering process will add conductive material thickness to the exposed areas of the inner layer. This in turn will cause an impedance discontinuity due to these different thicknesses of the traces.
Additionally, the removal of the reference planes from one side of the conductor changes the structure of the transmission line from a stripline on inner layer to a microstrip in the cavity. Most ECAD and SI tools do not support different transmission line structures on the same layer of the board. There are some solutions to this conundrum: Rather than relying on the built-in transmission line structures of ECAD tools, the designer can manually calculate the controlled impedance trace widths for the stripline and microstrip sections and then use area constraint rules to define the widths both in the cavity and on the remainder of the layer.
One possible way around this issue is to use sequential lamination to allow plating on the entire layer. But sequential lamination poses its own problems. First, it is a more costly and time-consuming process. Second, it adds fabrication allowances. It may also require the use of blind and/or buried vias to make the connections between layers. The multiple plating cycles needed for sequential lamination can cause other fabrication issues. It is recommended that the fabricator be consulted on any sequential lamination PCB design.
To read this entire article, which appeared in the July 2023 issue of Design007 Magazine, click here.
Suggested Items
AIM Solder’s Dillon Zhu to Present on Ultraminiature Soldering at SMTA China East
04/22/2024 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce that Dillon Zhu will present on the topic: Ultraminiature Soldering: Techniques, Technologies, and Standards at SMTA China East. This event is being held at the Shanghai World Expo Exhibition & Convention Center from April 24-25.
Hentec/RPS Publishes an Essential Guide to Selective Soldering Processing Tech Paper
04/17/2024 | Hentec Industries/RPS AutomationHentec Industries/RPS Automation, a leading manufacturer of selective soldering, lead tinning and solderability test equipment, announces that it has published a technical paper describing the critical process parameters that need to be optimized to ensure optimal results and guarantee the utmost in end-product quality.
New Book on Low-temperature Soldering Now Available
04/17/2024 | I-Connect007I-Connect007 is pleased to announce that The Printed Circuit Assembler’s Guide to… Low-temperature Soldering, Vol. 2, by subject matter experts at MacDermid Alpha Electronics Solutions, is now available for download.
Nordson Electronics Solutions Expands the SELECT Synchro Selective Soldering Equipment Family With New Synchro 3 Release
04/03/2024 | BUSINESS WIRENordson Electronics Solutions, a global leader in reliable electronics manufacturing technologies, releases the Synchro™ 3, a new model in the SELECT® Synchro™ selective soldering equipment family for high-volume printed circuit board assembly applications.
Revolutionizing Precision Soldering: Introducing the iBot-i1/2s by Sasinno Americas
04/02/2024 | Sasinno AmericasSasinno Americas is pleased to introduce its latest advancement in soldering technology – the iBot-i1/2s. This cutting-edge system redefines precision soldering with groundbreaking features designed to elevate efficiency and performance in electronics manufacturing processes.